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Recently, transition metal dichalcogenides (TMDCs) have been 
investigated as candidate materials for next generation nano electronic devices 
with their outstanding electrical, optical and thermo-mechanical properties. 
Among various TMDCs FET, especially WSe2 FET, has drawn attention to the 
possibility for its applications of nanoscale complementary circuits and 
switching back planes for high resolution flat panel display (FPD) due to their 
high mobility (~100 cm2/V·s), excellent on/off ratio (~107), and low 
subthreshold slope (SS, ~ 70 mV/decade).  
In this thesis, high performance TMDC field effect transistors (FETs) were 
fabricated by mechanically exfoliated multi-layer WSe2. In the DC measurement 
result, large hysteresis is observed due to the gate bias stress during the 
measurement. However, in the Pulsed I-V measurement, negligible hysteresis 
gap and enhanced conductance are obtained with an optimized measurement 
condition (Vbase = 0 V, ton = 10
-4 s and toff = 1 s). Adopting the hydrogen 
annealing and hydrophobic CYTOP encapsulation layer, the device performance 
has improved dramatically.  
From the low frequency noise measurement result, fabricated multilayer 
WSe2 FET obey consistently Hooge’s empirical relation, which indicates 
mobility fluctuation is a dominant mechanism responsible for the drain current 
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fluctuation. Although low frequency noise measure at different temperature, the 
mechanism of low frequency noise is not changed. However, Hooge`s parameter 
slightly increased with temperature increase due to phonon scattering 
enhancement. These results are explained with the help of model incorporating 
Thomas-Fermi charge screening and inter-layer resistance coupling. 
High performance complementary metal oxide semiconductor (CMOS) 
logic inverter was implemented by fabricating p-and n-type field effect 
transistors (FETs). Both the p-type FET with a high work-function metal and the 
n-type FET with a low work-function metal show similar on-current densities 
(>106A) and on/off current ratios (>104). The proposed inverter shows excellent 
switching characteristics including relatively high voltage gains and high noise 
margins. This work has great significance in terms of realization of CMOS logic 
device based on TMDCs without additional doping scheme.  
Lastly, contact property improve using an oxygen plasma treatment method. 
After plasma treatment, WO3 was formed at WSe2 flake surface. WO3 plays a 
role as hole injection layer between Ni and WSe2 flake. Contact resistance and 
undesirable Schottky barrier height reduced dramatically. This has the advantage 
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1. 1 Motivation 
A thin film transistor (TFT) is a distinctive type of field effect transistor 
(FET) formed by depositing thin films of the dielectric layer as well as an active 
semiconductor layer and metallic contacts onto a substrate [1]. In 1962, first 
operative TFT was reported by P. K. Weimer [2]. Since the Spear and LeComber 
reported on the doping capability of hydrogenated amorphous Silicon (a-Si) by 
the glow discharge technique and demonstrated of functional a-Si TFT, whose 
structure and transfer characteristics are shown in Fig 1.1, for the first time in the 
later of 1970's [3]. Among the various TFTs, Si based TFTs have successfully 
influenced the large area liquid crystal displays (LCD) technology and become 
the most important devices for active matrix liquid crystal and organic light 
emitting diode applications (OLED) [4]. However, because of the, the low 
mobility (<1 cm2/Vs) and threshold voltage instabilities, a-Si TFTs have reached 
the uppermost limits which have to be surmounted to implement high brightness 
and high definition displays. Also, low mobility characteristic of a-Si TFTs 
make it difficult to integrate peripheral circuits. In the case of polycrystalline 
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Silicon (poly-Si) TFTs, low temperature polycrystalline silicon (LTPS) TFTs are 
widely used for the pixel devices of AMOLED because of their high current-
driving capability owing to high mobility (>100 cm2/Vs). Nevertheless, the 
problems of high manufacturing cost exist. Moreover, the variations in the grain 
size and gate-oxide trap density in poly-Si bring the non-uniformity of their 
mobility and threshold voltage over large area [5]. For these reasons, high 
mobility and CMOS available TFT needs for high definition and large scale 
display back plane. Table 1-1 summarizes the properties of the available TFT 
technologies. In the Table 1-1, TMDC FETs demonstrate the potential for better 
device characteristics in terms of mobility, capability of CMOS implementation, 
and low cost as a merit. With the continuous research and development efforts, 







Fig. 1.1 First a-Si TFT (a) structure and (b) transfer curves. 
 
 











Type CMOS CMOS CMOS NMOS CMOS
-Mobility Good Poor Poor Good Good
-Leakage Current Medium Low Medium Low Medium
-Uniformity Poor Good Good Good NA
Cost High Low Very low Medium Low





1. 2 TMDC 
Recently, ultra-thin films of transition metal dichalcogenides (TMDCs) [6] 
have been actively studied for the alternative opportunities to serve as two 
dimensional (2D) active layers beyond graphene. Particularly, TMDCs, which 
have intrinsic band gaps [7, 8], are very attractive for the envisioned nano-
electronic applications due to its unique electrical [9, 10], chemical [11, 12], and 
optical properties [13]. The TMDC is composed to chemical formula MX2, 
where M stands for a transition metal and X for Se, S, or Te. Single crystals of 
TMDC are formed by stacks of X–M–X layers [14]. In Fig 1. 2 and 3 [1, 14], 
group 4–7 TMDs are predominantly layered, whereas some of group 8–10 
TMDs are commonly found in non-layered structures [14]. In layered structures, 
each layer typically has a thickness of 6~7 Å, which consists of a hexagonally 
packed layer of metal atoms sandwiched between two layers of chalcogen atoms. 
In single layer TMDC, each atoms are held together by covalent bonds, whereas 
the layers are weakly bonded to each other by van der Waals forces [14]. For this 
reasons, many research group study about single and bilayer TMDC FET. 
Furthermore, multilayer TMDC FET research was also widely studied as optical 
device and TFT application for large scale display pannel due to their high 
mobility (> 100 cm2/Vs), excellent on/off ratio (~107) and low subthreshold 
swing(SS, ~70 mV/dec.) [15, 16]. Among various TMDC layers, predominant 
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research activities have been noticeably toward single or/and multi-layer MoS2 
field effect transistors (FETs) with typical n-type characteristics associated with 
relatively easy preparation of thin films via exfoliation or/and chemical vapor 
deposition (CVD) [17], compared with other candidates in TMDCs. However, 
WSe2 FETs with typical p-type properties can be very appealing for the 
applications of nanoscale complementary circuits and switching backplanes for 
















Fig. 1.2 (a) The transition metals and the three chalcogen elements that predominantly 
crystallize in those layered structure are highlighted in the periodic table. Partial 
highlights for Co, Rh, Ir and Ni indicate that only some of the dichalcogenides form 
layered structures. For example, NiS2 is found to have apyrite structure but NiTe2 is a 
layered compound. (b) c-Axis and section view of single-layer TMD [14]. 
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Van der Waals interaction
Covalent bonding
 
Fig. 1.3 The atomic structure of MoS2 [6]. 
 
1. 3 Thesis Organization 
This thesis is organized as follows. Chapter 1 provides motivation of this 
thesis including an overview of TMDC FET. Chapter 2 consists of a fabrication 
process of mechanically exfoliated multi-layer WSe2 FET, and their current-
voltage (I-V) characteristics. Chapter 3 is a measurement result of pulsed I-V and 
DC I-V of fabricated WSe2 FET. Through the pulsed I-V and DC I-V, negligible 
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hysteresis gap and enhanced conductance are obtained with an optimized 
measurement condition. Chapter 4 show the low frequency noise characteristic 
of WSe2 FET. Chapter 5 represents n/p-channel WSe2 FET fabrication and 
CMOS inverter implementation. Chapter 6 represents contact property 
















WSe2 FET fabrication 
2. 1 Fabrication Process 
l Substrate preparation 
(heavily doped Si –gate, SiO2–gate insulator )
l ID mark (lift-off process - Cr)
l TMDC flake transfer (PDMS stamp)
l Annealing (350 oC, 2 hours, H2 : Ar = 1 : 1 )
l Source/Drain formation (lift-off process) 
l Flake thickness measurement (AFM)
l Passivation – Hydrophobic CYTOP
l Pad open - RIE etch (CF4, SF6)
l Measurement (Agilent B1500)
 




Fig. 2.2 Schematic image of a multilayer WSe2 FET. 
 
 








Fig. 2.1 and 2 show fabrication process flow of WSe2 FET and the 
perspective view of a multilayer WSe2 FET with a bottom gate structure. An n-
type silicon wafer with heavy phosphorus doping (ρ~0.005 ohm/cm) was used as 
a starting substrate which also play a role as back gate electrodes. After thermal 
oxidation in dry oxygen at 950oC, 10 nm thick thermal oxide was grown on the 
heavily doped Si wafer and serves as gate insulator. Fig. 2.3 show the align mark 
and WSe2 flakes transferred onto the SiO2/Si substrate. Photoresist (PR) 
patterning for lift off and Cr deposition (~50 nm) are followed by PR removal to 
form alignment marks on each sample. WSe2 flakes were mechanically exfoliated 
from bulk WSe2 crystals by using PDMS stamps and immediately transferred onto 
the SiO2/Si substrate. The multi-layer WSe2 flakes on the substrate were annealed 
at 350 ºC for 2 hours in the ambient of a mixed gas of argon and hydrogen. 
Photolithographic pattering and electron-beam evaporation of Pd (~50 nm), 
followed by lift-off in acetone, creates source and drain electrodes on WSe2 with 
good Ohmic contact [11]. Fig 2.4 shows the I-V characteristic of Pd-WSe2-Pd 
vertical structure. In Fig 2.4, Ohmic behavior was clearly shown. After forming 
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S/D electrodes on WSe2 flakes, layer thickness for each device was measured by 
atomic force microscopy (AFM). Finally, the backside of the WSe2 flake was 
encapsulated by fluorinated polymer (CYTOP; CTL-809M, Asahi Glass Co., Ltd) 
with typical spin coating process. After thermal evaporation of SiOX(~50 nm) on 
the CYTOP, for a surface promoter layer during PR coating, pad opening was 
completed by dry etching (~SF6/CF4) via PR patterns. 
 















































2. 2 I-V characteristics with or without hydrogen annealing 
and passivation 
 



















 w/o annealing and passivation













 = -0.1 V
 
Fig. 2.5 Transfer characteristics for multilayer WSe2 FETs with or without hydrogen 
annealing and CYTOP passivation measured in the linear operation regime at the drain 






Fig. 2.5 shows the transfer characteristics of a fabricated multilayer WSe2 
FET with a ratio of width to length (W/L=30/10 μm) at a drain-to-source voltage 
(VDS) of -0.1 V. The electrical characteristics of the devices were measured by 
using a precision semiconductor parameter analyzer (Agilent B1500A). In Fig 2. 
2, the multilayer WSe2 FETs with hydrogen annealing and CYTOP passivation 
show a negligible hysteresis gap (ΔVHYS = ~0.5 V), indicating that hydrogen 
annealing process leads to the elimination of possible candidates of traps on the 
surface of the multilayers of WSe2 associated with adsorbates (i.e., moisture 










2. 3 Temperature effect on IV characteristics 
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Fig. 2.6 (a) Linear and (b) log scale transfer curves of multilayer WSe2 FET measured at 
various temperature (0 ~ 100 oC) 
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Fig. 2.7 Height profile for a multilayer in the channel of representative WSe2 FETs. 
The inset shows the AFM images for the channel regime for WSe2 FETs 
 
Fig. 2.7 depicts height profile at the edge of the flake. The inset was AFM 
image of a fabricated multilayer WSe2 FET. From AFM measurements, the 
thickness of the active layer used for measurement was 50 nm in chapter 2.3. 
Fig 2. 6 show the transfer curves measured at various temperatures with a 
ratio of width to length (W/L=30 /10 µm) at a drain-to-source voltage (VDS) of -
0.1 V. In the all temperature range (0 ~ 100 oC) of measurement, the curves show 
typically observed p-type behaviors. In the Fig. 2.6 (b), SS. degradation was 
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observed between 10-8 A and 10-12 A. It is because of thickness effect of active 
layer. In the inset of Fig 2. 7, the thickness of the active layer on the same 
channel represents the difference of 10nm between point A and B. It means that 
effective gate bias of thick-active region for channel depletion is higher than 
thin-active region. 
Fig. 2.8 show temperature dependency on electrical parameters extracted 
from transfer curves of multilayer WSe2 FETs. The field effect mobility was 





μ =       Eq. (2.1) 
Where Ci and gm are the gate capacitance per unit area and the 
transconductance, respectively. The current on/off ratio was defined as Ion (|ID| at 
VGS = -3 V) / Ioff (|ID| at VGS = 3 V). The SS. was defined as VGS1 (VGS at |ID| = 10
-8 
A) – VGS2 (VGS at |ID|= 10
-7 A). The threshold voltage (Vth) was calculated by 
fitting a straight line to the measured transfer curve. The hysteresis was defined 
as VGS_forward sweep (at |ID| = 10
-7 A) - VGS_reverse sweep (at |ID| = 10
-7 A). The µeff and 
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current on/off ratio were deteriorated as the temperature increases from 0oC to 
100oC. Considering that phonon scattering is enhanced with increasing 
temperature, and leads to the degradation in the mobility [16]. Furthermore, the 
off-current increased with temperature increase and threshold voltage shift the 
positive direction, due to the increase of thermally activated carrier density. The 
SS, and hysteresis increased with temperature increase. In the MOSFET theory, 
the SS value is proportional to temperature.  
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Fig. 2.8 Temperature dependency of (a)subthreshold slope, filed effect mobility, 
(b)threshold voltage, current on/off ratio and (c) hysteresis. All parameters extracted 




DC, Fast and Pulsed I-V measurement for WSe2 FET 
 
3. 1 Introduction 
 
Pulsed current-voltage (I-V) measurement is becoming an invaluable method 
for evaluating the performance and reliability of semiconductor devices. The goal 
of pulsed I-V measurement is to avoid the negative effects of self-heating and 
transient trapped charges, which can result in misleading test results. And pulsed 
I-V testing provides the accurate device data needed for improved computeraided- 
engineering (CAE) software models. In the case of TMDC FETs without 
hydrogen annealing and passivation, large hysteresis gap is observed under both 
air and vacuum environments, [20] which may cause uncertainty in the device 
characterization once any sweeping rate/range/direction of the gate/drain biases 
and/or the previous measurement state. The origin of their hysteretic and transient 
behaviors is largely due to absorption of moisture on the surface and intensified 
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by high photosensitivity of TMDCs. On the other hand, the hysteretic behaviors 
are typically attributed to charge trapping into the dielectric substrate. To reduce 
the hysteresis, the pulsed I–V measurement technique has been introduced to 
carbon nanotube (CNT) [21], graphene FETs [22, 23] and a few TMDCs FETs 
[24], however, in WSe2 FETs, the effect of various parameters such as width time 
(twidth) in the fast I-V, turn-on and turn-off times (ton and toff) and VG during toff 
(Vbase), in the pulsed I-V measurement have not been systematically reported yet. 
In this chapter, the I-V characteristics in WSe2 FETs with the direct current (DC), 











3. 2 Measurement set-up 
 
The fast I-V and pulsed I-V measurements are carried out by using a 
Waveform Generator and Fast Measurement Unit (WGFMU) measurement 
system based on an Agilent B1500 semiconductor parameter analyzer for 
investigating the I-V characteristics of WSe2 FETs. Fig. 3.1 show the scheme of 
pulsed I-V and fast I-V. In the fast I-V measurement, a width time (twidth) of the VG 
pulse is modulated to change VG sweeping rate. The ton and toff of the VG pulse are 
changed in the pulsed I-V measurement. The VG during toff is set to 0 V, and the 
drain bias (VD) is set to -0.1 V and 0 V. All measurements are performed under air 
ambient conditions at room temperature using double sweep method to see the 
hysteretic behavior clearly.  
 
 
Fig. 3.1 Scheme of pulsed I-V and fast I-V. 
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3. 3 Measurement results 
 




















Fig. 3.2 Height profile for a multilayer in the channel of representative WSe2 FETs. The 
inset shows the AFM images for the channel regime for WSe2 FETs 
 
In this chapter, the device used for measurement was not hydrogen annealed 
and passivation process for observation clear hysteresis gap. Fig. 3.2 depicts 
height profile at the edge of the flake. The inset was AFM image of a fabricated 
multilayer WSe2 FET. From AFM measurements, the thickness of the active layer 
used for measurement was about 30 nm in chapter 3.3. 
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 (V)  
Fig. 3.3 ID-VGS characteristics of WSe2 FET measured by using a dc method. Hysteretic behaviors 
are clearly observed. 








































Fig. 3.4 ID-VGS characteristics of WSe2 FET measured by FIV method as a parameter of twidth. As 




Fig. 3. 3 shows the ID-VGS characteristics measured by the DC method, and 
the hysteresis is clearly observed. Due to the VG stress during the measurement, 
the charges are trapped or de-trapped at the WSe2/SiO2 interface and/or the 
backside of WSe2 flakes, thus the threshold voltage (Vth) can be shifted to the right 
or left. In the result, the hysteresis (ΔVth) occurs and the drain current decreases, 
which seems to be degradation of mobility and conductance. Since the charges 
remain trapped until the gate polarity is switched in the DC measurement [25], the 
large hysteresis is observed in a DC measurement.  
Fig. 3. 4 shows the ID-VGS curves measured by fast I-V method having a 
faster sweeping rate than that of the dc method as a parameter of twidth. Since faster 
sweeping rate reduces measuring time which results in less VG stress during the 
measurement, the reduced hysteresis and enhanced mobility are achieved as twidth 
decreases. Although the results of fast I-V measurement with short twidth shows 
less hysteresis compared with that of dc measurement, the hysteresis is still not 
negligible even for the shortest twidth of 10
-5 s. To reduce hysteretic behaviors of 
the ID-VG characteristics in WSe2 FETs, the pulsed I-V measurement is a good 
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candidate, and the pulsed I-V method with various ton and toff should be 
systematically investigated.  
Fig. 3. 5 and 6 show the ID-VGS characteristics in WSe2 FET measured by 
pulsed I-V method with the toff varying from 10
-4 s to 1 s at a ton of 10
-1 s, 10-2 s, 
10-3 s and 10-4 s, respectively. The VG pulse during toff (Vbase) is set to 0 V to 
minimize the VG stress effect [23], and VDS is -0.1 V. At a fixed ton, less hysteresis 
and enhanced mobility and conductance are observed as toff increases. The trapped 
charges by VG stress during ton can be detrapped during toff, which helps the WSe2 
FETs to have a stress-free state, thus the hysteretic behavior is reduced as toff 
increases. The toff dependency is more apparent with longer ton, then the ton 
dependency of the ID-VGS curves are investigated. Fig. 3.7 shows the ID-VGS 
characteristics in WSe2 FET measured by pulsed I-V method with the ton varying 
from 10-1 s to 10-4 s at a toff of 1 s. The Vbase and VDS are 0 V, and -0.1 V, 
respectively. At a fixed toff, less hysteresis and enhanced mobility and conductance 
are observed as ton decreases since shorter ton gives less VG stress during ton. 
Particularly, we could obtain the intrinsic characteristics of WSe2 showing 
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ignorable hysteresis and remarkably enhanced mobility (~160 cm/V∙s) at a ton of 
10-4 s and a toff of 1 s. Therefore, the pused I-V measurement with a short ton for 
reducing charge trapping and a long toff at a Vbase of 0 V for increasing detrapping 
of trapped charges is the best way to obtain the intrinsic I-V characteristics in 
WSe2 [23]. In Fig. 3.8, the ID-VGS curves measured by the DC, fast I-V (twidth of 
10-5 s), and pulsed I-V (ton of 10
-4 s, toff of 1 s, and Vbase of 0 V) methods are 
compared. Among the ID-VG curves measured by the DC, fast I-V, and pulsed I-V 
methods, the pulsed I-V measurement method gives hysteresis-free ID-VGS curves 
with the best mobility. Fig. 3.9 shows ID-VDS characteristics in WSe2 FET 
measured by pulsed I-V (ton = 10
-4 s, toff = 1s, Vbase = 0V). ID-VDS curves measured 
by pulsed I-V method are clearly saturated, whereas ID-VDS curves measured by 
DC method seem not saturated. Above mentioned, the VG stress during the 
measurement, the charges are trapped or de-trapped at the WSe2/SiO2 interface 
and/or the backside of WSe2 flakes, thus the threshold voltage (Vth) can be shifted 
to the right or left. In case of ID-VDS measurement, |VGS-Vth| is higher than 0 V. 
Therefore, Vth is shifted negative bias direction. However, Vth is shifted positive 
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bias direction with increasing VDS. Fig. 3.10 shows ID-VGS characteristics in WSe2 
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      (b) 
Fig. 3.5 ID-VGS characteristics in WSe2 FET measured by pulsed I-V method with (a) 
the toff varying from 10
-4 s to 1 s at a ton of 10
-1 s, (b) the toff varying from 10
-4 s to 1 s at a 
ton of 10
-2 s. The Vbase and VD are 0 V, and -0.1 V, respectively. 
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         (b) 
Fig. 3.6 ID-VGS characteristics in WSe2 FET measured by pulsed I-V method with (a) 
the toff varying from 10
-4 s to 1 s at a ton of 10
-3 s, (b) the toff varying from 10
-4 s to 1 s at a 
ton of 10
-4 s. The Vbase and VD are 0 V, and -0.1 V, respectively. 
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Fig. 3.7 ID-VGS characteristics in WSe2 FET measured by pulsed I-V method with the ton varying 
from 10-1 s to 10-4 s at a toff of 1 s. The Vbase and VD are 0 V, and -0.1 V, respectively. 































 = -0.1 V
 
Fig. 3.8. Comparison of ID-VG characteristics in WSe2 FET measured by the DC, fast I-V (twidth = 
10-5 s), and pulsed I-V (ton = 10
-4 s, toff = 1s, Vbase = 0V). 
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Fig. 3.9. ID-VDS characteristics in WSe2 FET measured by pulsed I-V (ton = 10
-4 s, toff = 
1s, Vbase = 0V). 
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Low frequency noise characteristics in WSe2 FET 
 
4. 1 Introduction 
Low-frequency noise is a significant the performance limitation of 
nanoscale electronic devices such as transition metal dichalcogenides (TMDCs) 
field effect transistors (FETs) because of a large surface-to-volume ratio [26]. 
Furthermore, low frequency noise characteristics should be carefully 
investigated because of their inherent structures of 2D van der Waals materials, 
which are easily prone to physical adsorption or/and chemisorption via surface 
contaminants on TMDCs [11, 12]. In addition, the low frequency noise analysis 
can further help identify sensitive areas for current transport and determine the 
impact of technology on device quality and reliability [27]. Nevertheless, 
research activities, especially for low frequency noise properties which can be 
one of key aspects for the “all-surface” structure of 2D materials [28, 29], have 
been rarely reported for WSe2 FETs as one of promising p-type candidates in 
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TMDCs, whereas low frequency noise characteristics for typical n-type MoS2 
FETs have been actively researched [30-32]. 
 
4.2 Measurement scheme 
Fig. 4.1 shows scheme of noise measurement system. The gate and drain 
voltages were kept constant during the noise measurements, where the bias 
voltages were supplied by using an Agilent b1500a. Low noise amplifier (LNA) 
converts the current fluctuation into a fluctuating voltage. Agilent 35670a 
dynamic signal analyzer converts dynamic signal into power spectrum density. 
The frequency range for low-frequency noise measurements is typically from 10 









4.3 Measurement results 
 

























Fig. 4.2 Height profile for a multilayer in the channel of representative WSe2 FETs. 
The inset shows the AFM images for the channel regime for WSe2 FETs 
 
Fig. 4.2 depicts height profile at the edge of the flake. The inset was 
AFM image of a fabricated multilayer WSe2 FET. From AFM measurements, 




Fig. 4.3 (a) shows the transfer characteristics of a fabricated multilayer 
WSe2 FET with a ratio of width to length (W/L=15/10 µm) at a drain-to-source 
voltage (VDS) of -0.1 V. The electrical characteristics of the devices were 
measured by using a precision semiconductor parameter analyzer (Agilent 
B1500A). The curves show typically observed p-type behaviors with a sub-
threshold slope (S) of 120 mV/dec., a field effect mobility (µFE) of 80 cm
2/V×sec., 
a threshold voltage (Vth) of -0.7 V, and an on/off ratio of ~10
6, where Vth was 
calculated by fitting a straight line to the measured transfer curve. The field 
effect mobility was extracted from maximum point of transconductance (gm). Fig. 
4.3 (b) shows the output curves for the fabricated WSe2 FET, which exhibits a 
clear current saturation and pinch-off behavior. In addition, current crowding 
around low drain bias (~-0.1V) was not observed, which indicates that good 
Ohmic contacts between WSe2 and Pd were formed. 
Fig. 4.4 (a) shows the SID of the device measured in the sub-threshold, 
linear and saturation. Measured SID nicely follows the behavior of 1/f
γ where the 
γ is close to 1 in the frequency less than ~200 Hz in all operation regimes. 
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Historically, two different mechanisms [33] have been considered to explain the 
1/f noise in metal-oxide-semiconductors (MOS) FETs associated with 
fluctuations in carrier mobility (Hooge) [34] or carrier number (McWhorter) [35]. 
Carrier mobility fluctuation is mainly caused by lattice scattering of carrier [34], 
whereas carrier number fluctuation is predominately attributed to the number of 
carrier fluctuating due to trapping-detrapping process [35]. 
One of methods to distinguish the origin of fluctuations coming from 
carrier mobility (or carrier number) in FETs is to analyze the SID of the drain 
current under gate and drain bias condition. In sub-threshold and linear regime, 
the drain bias was fixed at -0.1 V and the gate bias was changed from -0.03 V to 
-1.4 V. Fig. 4.4.(b) shows that the SID versus drain current has a linear 
relationship from sub-threshold to linear regime, which substantiates that the low 
frequency noise is mainly coming from the carrier mobility fluctuation. From 
Hooge’s empirical law, the SID can be expressed as













   Eq. (4.1) 
 
Where f is the frequency, q is the elementary electron charge, and αH is Hooge’s 
parameter that is subject to compare the noise level in different devices and 
materials. Furthermore, Fig. 4.4. (b) shows that the SID, measured in the 
saturation regime, is approximately proportional to the 3/2 order of ID. The result 
hints that mechanism of low frequency noise in the saturation regime is also 
coming from carrier mobility fluctuation. In the saturation regime, Hooge’s 












S =     Eq. (4.2) 
 
Low frequency noise characteristics for WSe2 FETs in this study show that 
the behavior of flicker noise consistently obeys the Hooge’s empirical laws (i.e., 
39 
 
carrier mobility fluctuation) in all operation regime (linear, sub-threshold, and 
saturation regime). This implies that the influence of traps nearby the interface 
between gate dielectric (~SiO2) and multi-layers of WSe2 is significantly weak in 
the transport of the channel carriers, which might be related with the 
accumulated channel charge distribution deeply located from the interface [10]. 
The origin of the distribution is probably associated with a long Thomas-Fermi 
charge screening length (~7 nm), possibly observed for van der Waals layered 
WSe2, which has been reported for MoS2 FETs with multi-layers (~40 nm) [38]. 
In addition, encapsulation of CYTOP can lead to the reduction of chance for 
carrier number fluctuation possibly caused by physical or/and chemical 
adsorbates on the channel of WSe2 FETs [38]. Furthermore, the potential barrier 
between the multi-layer WSe2 and the gate insulator (SiO2), probably formed by 
van der Waals forces, might be one of possible reasons for weak influence from 
interface traps [32]. 
Fig. 4.3 shows several Hooge’s parameters for FETs with TMDC channel 
layers which have been reported in the literature [39, 40]. All parameters were 
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extracted from the linear regime. The square symbols in Fig. 4 indicate the 
values of Hooge’s parameters for FETs with MoS2 channel layers synthesized by 
chemical vapor deposition (CVD) [39]. The extracted values (for square 
symbols) were estimated from the low frequency noise characteristics of MoS2 
FETs measured in air ambient. Both circle and up-triangle symbols represent 
Hooge’s parameters extracted from FETs with exfoliated MoS2 layers and the 
parameters were measured either in vacuum or air [26]. The value for down-
triangle in Fig. 4 was extracted from WSe2 FET in this work. The Hooge’s 
parameter for WSe2 FETs in this study is about 0.12 which is similar to (or 
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   (b) 
Fig. 4.3. (a) Transfer characteristics for multilayer WSe2 FETs with CYTOP passivation 
measured in the linear operation regime at the drain bias of VDS= -0.1V. (b) Output 
characteristics for the same device correspond to gate bias values from 1V to -2V, with -1V step, 
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      (b) 
Fig. 4.4. (a) Drain-current noise spectral densities SID’s for the device which were 
measured at different operation regimes, respectively; sub-threshold (VGS = -0.03 V, VDS 
= -0.1 V), linear (VGS = -0.8 V, VDS = -0.1 V) and saturation regimes (VGS = -1 V, VDS = -
3 V). (b) Measured noise power spectral densities (SID) vs drain current (ID) at a fixed 


















































Fig. 4. 5. Extracted Hooge’s parameters for MoS2 and WSe2 FETs which have been 
reported in the literatures. Each symbol for square(▓), circle (●) and up-triangle (▲) 
corresponds to MoS2 FETs. However, fabrication method, number of flakes and 
measurement environments were not exactly the same. The down-triangle(▼) indicate 





































































Fig. 4.6 (a) Measured noise power spectral densities (SID) vs drain current (ID) at a 





Fig. 4(a) shows that the noise power spectral densities (SID) versus drain 
current has a linear relationship at various temperature (25 oC ~ 75 oC). In the Fig 
4.2, the carrier mobility fluctuation is main mechanism of low frequency noise in 
multilayer WSe2 FETs at room temperature. Although low frequency noise 
measure at different temperature, the mechanism of low frequency noise is not 






S =    Eq. (4.3) 
 
Where f is the frequency, q is the elementary electron charge, and αH is Hooge’s 
parameter that is subject to compare the noise level in different devices and 
materials. The extracted Hooge`s parameter slightly increased with temperature 






CMOS inverter fabrication using a multilayer WSe2 
5. 1 Introduction 
Recently, most of research activities related to WSe2 have been 
noticeably toward field effect transistors (FETs) with typical p-type properties 
since WSe2 FETs with various metals as source and drain (S/D) contact 
electrodes are hard to have n-type properties due to the metal Fermi level 
pinning [41] close to the particular point of the bandgap of WSe2 [42]. For this 
reason, a complementary metal oxide semiconductor (CMOS) technology [43], 
which comprises of p- and n-type WSe2 FETs, is a challenging technology in the 
absence of a controllable doping scheme [44]. Lately, gas phase doping [45] or 
electrostatically doping [46] has been adopted in WSe2 FETs for the CMOS 
inverter. However, the WSe2 CMOS inverter using gas phase doping has severe 
problems with unstable doping process in air and necessity of additional 
encapsulation techniques. In case of the electrostatically doped WSe2 CMOS 
technology, extra elements which lead to circuit complexity are essential for the 
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implementation of inverter behavior. Hence, another way to achieve WSe2 
CMOS technology is needed to design integrated circuits (IC). In this chapter, 
author demonstrate reasonable p- and n-type characteristics of multi-layer WSe2 
FETs fabricated on the same substrate, and show reasonable I-V characteristics 
without extra doping scheme.  
 
5. 2 Fabrication process of CMOS inverter 
Fig. 5.1 (a) shows cross-sectional schematic view of a fabricated 
CMOS inverter based on multi-layer WSe2 FETs on the same substrate. An 
n-type Si wafer with a heavy phosphorus doping (r~0.005 ohm×cm) is used 
as a starting substrate, which plays a role as back-gate electrode in WSe2 
FETs. Through a thermal oxidation in dry oxygen at 950 °C, 35 nm thick 
thermal SiO2 waa grown on the heavily doped Si wafer and served as a gate 
insulator. A lift-off process was performed to form alignment marks on each 
sample. A layer of photoresist (PR) was coated and patterned, and then ~50 
nm thick Cr deposition was followed by the removal of the PR. The multi-
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layer WSe2 flakes were mechanically exfoliated from bulk WSe2 crystals by 
using PDMS stamp and transferred onto the SiO2 layer formed on the Si 
substrate. The WSe2 flakes on the substrate were annealed at 350 ºC for 2 
hours in the ambient of a mixed gas of argon and hydrogen for reducing 
interface traps. PR patterning with a length (L) of 10 µm for both p- and n-
type FETs was followed by UV treatment at a wavelength of 185 nm for 5 
min to remove residues that may come from the transfer of flakes and 
patterning process. Then a layer of metal was deposited to provide the S/D 
electrodes. Au and Al films with a thickness of ~100 nm were formed by 
electron beam evaporation for the source/drain electrodes of p- and n-type 
FETs, respectively. The PR was removed in acetone. After forming S/D 
electrodes, the thickness of WSe2 flakes for both p- and n-type FETs was 
measured by using atomic force microscopy (AFM) as shown in Fig. 5.1 (b) 
and (c). The thicknesses of multi-layer WSe2 flakes for both p- and n-type 
FETs were about 38 nm which approximately corresponds to 55 layers. Note 
approximate channel width was ~30 µm. For preventing the devices from 
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being degraded in performance by permeation of moisture, the backside of 
WSe2 flakes was encapsulated by fluorinated polymer (CYTOP; CTL-809M, 
Asahi Glass Co. Ltd) with a spin coating process. The CYTOP as a 
hydrophobic polymer allows multi-layer WSe2 FETs to operate stably in air. 
Finally, pad opening is conducted. Since the PR cannot be coated on the 
CYTOP having a hydrophobic characteristic, ~50 nm thick SiOx was formed 
on the CYTOP by thermal evaporation. Then PR was coated, and patterned 
by using the mask for the pad open. The SiOx and CYTOP were removed 
sequentially by dry etching in a gas ambient of ~O2/CF4. The electrical 
characteristics of devices and inverter were measured at room temperature 
by using a precision semiconductor parameter analyzer (Agilent B1500A).  
Fig. 5.2 (a) and (c) display the drain current (ID) versus gate bias (VGS) 
curves measured from the fabricated n- and p-type multi-layer WSe2 FETs at 
a drain voltage (VDS ) of 1 V and -1 V, respectively. In WSe2 FET having Al 
as the S/D electrodes, the curves show n-type behaviors with an on-current 
density of 0.13 µA/µm at VDS = 1 V, a SS of 310 mV/decade, an on/off ratio 
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of 106, and a threshold voltage (Vth) of 1.8 V. In p-type WSe2 FET, Au is 
used as the S/D electrodes. The ID-VGS curves show typically p-type 
behaviors with an on-current density of 0.46 µA/µm at VDS = -1 V, a SS of 
220 mV/decade, an on/off ratio of 106, and a Vth of -1.4 V. The Vth is 
calculated by fitting a straight line to the linearly increasing ID and 
extrapolating the line to an intercept on the x-axis. Fig. 5.2 (b) and (d) show 
output characteristics (ID-VDS) of n- and p-type multi-layer WSe2 FETs, 
respectively. The n-type FET has a higher saturation voltage than p-type due 
to a higher contact resistance between the Al and the WSe2. The higher 
contact resistance effect is clearly observed in linear ID-VGS curve in Fig. 5.2 
(a) where the ID starts to saturate at a VGS of ~3 V. Moreover, the electron 
mobility extracted from linear ID-VGS curve of n-type FET in Fig. 5.2(a) is 
actually three times lower than that from linear ID-VGS curve p-type FET in 
Fig. 5.2(c). 
The type of a FET is determined by the polarity of carriers (electrons or 
holes) that are injected from the source contact. In FETs with a Schottky 
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barrier in the source and drain regions, the polarity and the injection 
efficiency of the carriers are determined, respectively, by the work-function 
difference and the Schottky barrier height at the contact between the 
semiconductor and the metal electrode [47]. Therefore, the selection of the 
S/D electrodes to control the Schottky barrier property is a crucial point of 
device design since there is lack of a substitutional doping scheme in low 
dimensional system. 
In fact, it has been reported that WSe2 FETs have typically p-type 
conducting behaviors by adopting Pd as a high work-function metal for the 
S/D electrodes in recent works [11]. This indicates that the Fermi level of the 
Pd aligns close to the valence band of WSe2, and hole injection is more 
efficient thanks to relatively low Schottky barrier for holes. This property of 
WSe2 indicates that the fabrication of complementary logic circuits is 
possible if high performance n-type WSe2 FETs can be achieved by selecting 
a proper metal as the S/D contact electrode. 
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Fig. 5.1. (a) A cross-sectional schematic view of a CMOS logic inverter composed of 
multi-layer WSe2 FETs. The thickness of multi-layer WSe2 flakes for a p-type (b) and 
an n-type (c) FETs is ~38 nm, which corresponds to 55 layers. The thickness was 
obtained by scanning the tip of atomic force microscope along the red line from A to B. 
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Fig. 5.2. Transfer (ID-VGS) characteristics measured from (a) n- and (c) p-type multi-
layer WSe2 FETs with CYTOP passivation at a drain bias (VDS) of 1 V and -1 V, 
respectively. Figures (b) and (d) show output (ID-VDS) characteristics measured from n- 







Fig. 5.3 shows the work-functions of several candidates for the S/D metal 
electrodes, and energy band diagram of a multi-layer WSe2. To achieve a high-
performance CMOS logic inverter, high and low work-function metals are 
needed for efficient injection of holes and electrons in p- and n-type WSe2 FETs, 
respectively. Theoretically, a low work-function metal is desirable to achieve a 
small electron Schottky barrier height with WSe2 for n-type FET. Hence, Ag, Al 
and Mg are potential candidates as the S/D electrode for n-type WSe2 FET. 
Among three candidates, Mg is the best S/D electrode on WSe2 to give a good 
Ohmic-like contact since Mg has the smallest work-function. However, Mg is 
not suitable for contact electrode because of its high reactivity with oxygen in air. 
As the second candidate, Al with a work-function close to the electron affinity of 
WSe2 would also lead to a small Schottky barrier for electrons, thereby resulting 
in a high-performance n-type FET. As expected, the WSe2 FET with Al 
electrodes as the S/D metal has n-channel transistor behavior. However, the on-
state performance of an n-type WSe2 FET is limited since the metal Fermi level 
is pinned close to the middle of the band gap of WSe2 [49]. To reduce the on-
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current difference between p- and n-type FETs at the same L and similar channel 
width, Au as the S/D electrodes for p-type FET is selected in this work although 































Fig. 5.3. Band alignments of some potential S/D metals with respect to the energy 








5. 3 Measurement results 
The p- and n-type WSe2 FETs described above are connected in series to 
compose a CMOS logic inverter. A supply voltage (VDD) is applied to the source 
of the p-type FET and the source of the n-type FET is grounded. The n+ substrate 
(back-gate) is used as the input terminal, and the Au and Al electrodes for the 
drain of both FETs are used as the output terminal of the inverter.  
The corresponding voltage transfer characteristics (VTC) of the fabricated 
CMOS logic inverter are shown in Fig. 5.4 as a parameter of VDD from 2 V to 8 
V. The VTC displays excellent inverting performance with a full logic swing, 
abrupt transition, and almost zero current under static condition. For a low VDD 
(for example, 2 V), the logic transition occurs at a VIN close to VDD, since the p-
type FET has relatively higher ID than the n-type FET at a lower VGS due to 
lower Vth and higher mobility. 
Fig. 5.5 (a) shows the voltage gain of the CMOS logic inverter consisted of 
two multi-layer WSe2 FETs. The maximum of the voltage gain, which is defined 
as -dVOUT/dVIN, represents the sharpness in transition region between two logic 
57 
 
states. The transition region widths, which can be defined as the region where 
the gain is larger than 1, under different VDDs are plotted in Fig. 5.5 (b). The 
voltage gains of the fabricated CMOS logic inverter are higher than 25 for given 
VDDs from 2 V to 8 V. Moreover, the transition regions for all VDDs are less than 
0.35 V. Although the current drivability of both p- and n-type FETs in an inverter 
is not optimized in this work, the gain of the inverter is relatively high.  
Noise margin is another important factor for determining sensitivity and 
tolerance with respect to signal interference in logic gates. Noise margin can be 
calculated by extracting ideal logic-high voltage VOH, ideal logic-low voltage 
VOL, maximum low input voltage in transition region VIL, and minimum high 
input voltage in transition region VIH. Therefore, noise margins for logic state 1 
(NMH) and logic state 0 (NML) are defined as NMH=VOH-VIH and NML=VIL-VOL. 
In this work, the normalized total noise margins to VDD, which can be defined as 
(NML+NMH)/VDD, measured at different VDDs are higher than ~0.9, which is 






























Fig. 5.4. Voltage transfer characteristics (output voltage as a function of the input 
voltage) of a CMOS logic inverter consisted of p- and n-type multi-layer WSe2 FETs as 
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Fig. 5.5. (a) Voltage gain of a CMOS logic inverter composed of p- and n-type multi-
layer WSe2 FETs. The peak voltage gains for given VDDs from 2 V to 8 V are larger than 
25. The VINs corresponding to the peak gains are logic transition voltages for given VDDs. 
(b) Transition width and the normalized total noise margin to VDD are shown on the left 










Above mentioned in chapter 1. TMDC have been investigated as candidate 
materials for next generation nano electronic devices with their outstanding 
electrical properties. Among various TMDCs FET, especially WSe2 FET, has 
drawn attention to the possibility for its applications of nanoscale 
complementary circuits and switching back planes for high resolution flat panel 
display (FPD) due to their high mobility (~100 cm2/V·s), excellent on/off ratio 
(~107), and low subthreshold slope (SS, ~ 70 mV/decade). However, lack of 
doping process is critical issue for high performance WSe2 FET, because of high 
contact resistance. A high contact resistance has been found to be a key factor 
that can significantly influence device performance of multilayer WSe2 FETs 
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[15]. In addition, Fermi level pinning effect induce the undesirable Schottky 
contact between WSe2 flake and metal. Fig 6.1 shows the I-V characteristic of 
Au-WSe2-Pd vertical structure. In Fig 6.1, Schottky diode characteristics was 
clearly shown in spite of using a high work function metal (Au). It is because of 
Schottky contact between of WSe2 flake and Au. Figure 6.2 shows effective 
barrier height versus contact metal work function. Here, S parameter (pinning 
factor) close to zero [50]. It represent the fermi level pinning occur WSe2 flake. 
Lately, gas phase doping [11] or Ohmic contact for high work function metal 
[15] has been adopted in WSe2 FETs low contact resistance. However, gas phase 
doping has severe problems with unstable doping process in air and necessity of 
additional encapsulation techniques. And high work function metal like a Pd is 
bad cost effect for commercialization. In this chapter, contact property improve 



































Fig. 6.1 I-V characteristic of Pd-WSe2-Pd vertical structure. 
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6. 2 Experimental detail 
 
l Substrate preparation (heavily 
doped Si –gate, SiO2–gate 
insulator )
l ID mark (lift-off process - Cr)
l TMDC flake transfer (PDMS 
stamp)
l Photo 1 :  Pd (lift-off process) 
l Photo 2 :  Ni (lift-off process)
l Measurement (Agilent B1500)
l EDS analysis (TEM)
 
Fig. 6.3 Fabrication process flow of WSe2 FET with different source/drain metal 
without oxygen plasma treatment.   
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l Substrate preparation (heavily 
doped Si –gate, SiO2–gate 
insulator )
l ID mark (lift-off process - Cr)
l TMDC flake transfer (PDMS 
stamp)
l Photo 1 :  Pd (lift-off process) 
l Oxygen plasma treatment 
(100 W, 50 s, TSUB = 250 
OC)
l Photo 2 :  Ni (lift-off process)
l Measurement (Agilent B1500)
l EDS analysis (TEM)
 
Fig. 6.4 Fabrication process flow of WSe2 FET with different source/drain metal with 






Fig. 6.5 Schematic image of a multilayer WSe2 FET with different source/drain metal. 
 
Fig. 6.3 and 4 show the fabrication process flow of WSe2 FET with different 
source/drain metal with or without oxygen plasma treatment. Fig. 6.5 shows 
schematic view of a fabricated WSe2 FET based on multi-layer WSe2 FETs with 
different S/D metal. An n-type Si wafer with a heavy phosphorus doping 
(r~0.005 ohm×cm) was used as a starting substrate, which plays a role as back-
gate electrode in WSe2 FETs. Through a thermal oxidation in dry oxygen at 
950 °C, 35 nm thick thermal SiO2 was grown on the heavily doped Si wafer and 
served as a gate insulator. A lift-off process was performed to form alignment 
66 
 
marks on each sample. A layer of photoresist (PR) was coated and patterned, and 
then ~50 nm thick Cr deposition is followed by the removal of the PR. The 
multi-layer WSe2 flakes were mechanically exfoliated from bulk WSe2 crystals 
by using PDMS stamp and transferred onto the SiO2 layer formed on the Si 
substrate. Then a layer of metal was deposited to provide the one side electrodes. 
Pd films with a thickness of ~100 nm were formed by electron beam evaporation. 
And then oxygen plasma exposure to WSe2 flake surface. The flow rate was 50 
standard cubic cm per min (sccm), the pressure was 1.3 Torr, treatment time was 
50 s, substrate temperature was 250 oC, and the power was 100 W. After 
treatment, Ni films with a thickness of ~100 nm were formed by electron beam 








6. 3 Measurement result 
 











  w/ oxygen plasma treatment











Voltage [V]  
Fig. 6.6 I-V curves of the Pd-WSe2-Ni lateral structure with or without oxygen plasma 
treatment. 
 
Fig. 6.6 shows electrical property of WSe2 FET with different source/drain 
metal with or without oxygen plasma treatment. Without oxygen plasma 
treatment device (●) shows Schottky diode characteristic. Here Pd was anode 
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electrode and Ni was cathode electrode. Though the Ni was high work function 
metal, Schottky contact was formed between Ni and WSe2 due to Fermi level 
pinning effect. In contrast, With oxygen plasma treatment device (▓) shows 
Ohmic behavior clearly. For the analysis of oxygen plasma treatment, 
transmission electron microscopy (TEM) and Energy-dispersive X-ray 
spectroscopy (EDS) were conducted. Fig 6.7 show the TEM image and atomic 
ratio of two points (surface and bulk) at WSe2 flake after oxygen plasma 
treatment. In atomic ratio of point2 (bulk), flake might be deduced that it is 
formed of a WSe2. However, after plasma treatment, oxygen rich flake observed. 
It represent that WO3 was formed during the plasma treatment [51, 52]. WO3 is a 
well-known transition metal oxide, which should exhibit a higher work function 



























In this thesis, high performance TMDC field effect transistors (FETs) were 
fabricated by photo-lithography process using a mechanically exfoliated multi-
layer WSe2. Fabricated device showed a good Ohmic contact behavior and stable 
operation in air by adopting hydrogen annealing and hydrophobic CYTOP layer 
as an encapsulation layer.  
In chapter3, I-V characteristics of WSe2 FETs obtained by applying the DC, 
fast I-V, and pulsed I-V measurement methods have been systematically 
investigated. In the DC measurement result, large hysteresis is observed due to the 
VG stress during the measurement. In the results of the fast I-V measurement, the 
hysteresis is reduced as the measuring time is shorter with a faster sweeping rate 
(twidth), however, the hysteresis is still not negligible even at the shortest twidth (10
-5 
s). In the pulsed I-V measurement, less hysteresis and enhanced mobility and 
conductance are obtained with increasing toff and decreasing ton due to reduced VG 
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stress during ton and increased charge relaxation time with toff. With a Vbase of 0 V, 
and a short ton (10
-4 s) and a long toff (1 s) of the VG pulse in the pulsed I-V 
measurement, the hysteresis-free ID-VGS curves obtain with the noticeably 
enhanced mobility in WSe2 FETs. Among three measurement methods, pulsed I-V 
measurement method provide the best performance of the device.  
In chapter 4, low frequency noise characteristics of a FET with multi-layer 
(~27 nm) WSe2 as a channel material was investigated at all operation regimes 
and various temperature. In all operation regime, the low frequency noise 
characteristics of the WSe2 FET obey consistently Hooge’s empirical relation, 
which indicates mobility fluctuation is a dominant mechanism responsible for the 
drain current fluctuation. These results might be attributed to weak interaction 
between the accumulated holes in the channel and the traps at the interface since 
the channel carriers in the WSe2 are away from the interface. Extracted Hooge’s 
parameter in this work is within the value comparable to those of the TMDC FETs 
in recently published literatures. Although LFN measure at different temperature, 
the mechanism of LFN is not changed. However, Hooge`s parameter slightly 
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increased with temperature increase due to phonon scattering enhancement. 
In Chapter 5, CMOS logic inverter composed of multi-layer WSe2 FETs has 
been demonstrated. The proposed device can be fabricated on a single substrate 
and have no an additional doping process. Au and Al electrodes were contacted to 
the multi-layer WSe2 for p- and n-type FETs, respectively. Both FETs have shown 
reasonable I-V characteristics. Excellent inverting performance including full 
logic swing, high voltage gain, abrupt transition, high noise margin in the VDD 
range from 2 V to 8 V, was observed in fabricated logic inverter at room 
temperature. These results indicate that the logic inverter has a high potential for 
post silicon nanoelectronics. Furthermore, since two-dimensional semiconductors 
have many advantages in flexible applications, this work can pave the way for 
extending the range of application for TMDCs to flexible electronics.  
Lastly, chapter 6 represents contact property improvement using an oxygen 
plasma treatment method. After plasma treatment, WO3 was formed at WSe2 flake 
surface. WO3 plays a role as hole injection layer between Ni and WSe2 flake. 
Contact resistance and undesirable Schottky barrier height reduced dramatically 
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using oxygen plasma treatment process. This has the advantage of being easy to 
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초    록 
최 근 , TMDC는  그들  뛰어난 전 , 학, 열적, 계적 특  문에 
차  나  전   물질  연 고 다. 특  WSe2 전계 과 
트 지스 는 뛰어난 동도 (~100cm2/V·s)  on/off 전 비 (~107) 그
리고 낮  역치하 울  (SS, ~ 70 mV/decade)  가지  문에 나  
스케  상보   고해상도  평  스플  스 칭 
  가능  다. 
 문에 는 계적  박리  다층  WSe2   하여 고 능
 TMDC 전계 과 트 지스  제  하 다. 제   DC 
측정에 는 측정  발생하는 게 트 전압 문에 큰 스 리시스 차
 보 지만 스  한 측정에 는 스 리시스가 거  없고 
DC측정에 비해 큰 전도도  보 는  본연  특  얻  수 었
다. 수  열처리  수  CYTOP 층  보  층  사  하여 
스 리시스 차  고 전 적 특  크게 개 하 다. 저주  
 측정  통해 다층  WSe2 전계 과 트 지스  저주   
특  Hooge 경험식   , 는 저주   주  원  
전  동도 들림  알 수 다. 여러 도에  저주  
 측정에도 하고, 저주   특  전  동도 들림  
주  원 었고, 도가 가함에  phonon 산  가 하여 
Hooge 상수도 가함  알 수 다. 러한 저주   특  결과
들  Thomas-Fermi charge screening과 inter-layer resistance coupling  뒷
받침 해  수 는 료 다. n/p  WSe2 전계 과 트 지스  
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해, 고 능  상보   산 물 버  제 하 다. p  전계 
과 트 지스 는 큰 함수  갖는  스/드  사  하
고, n  전계 과 트 지스 는 낮  함수  갖는  스/
드  사  하여 만들어 졌다. 제  는 비슷한 on 전  밀
도  on/off 전 비  갖는다. 제안  버 는  전압 득과  
 여  포함한 우수한 스 칭 특  보 다. 러한 버  특
 추가적  도핑 과정 없 도 상보   산 물   가
능 하다는 것  보 여  준 다 . 마지막  산  플라 마 처리를 통해 
WSe2 계  WO3  형 하여 전공 주 층  활 할 수 는 연
를 진행하 다. 그 결과 접  저항  매우 낮아졌고 원하지 않는 샤키 
벽  없앨 수 었다. 러한 연 는 쉽게 전공 주 층  형 하여 
과 반도체 물질 사  접  특  개 하는  조 할 수 다.   
 
주요어 : TMDC, 계 효과 트랜지스터, Pulsed I-V, 상보형 금속 산화물 
인버터, 주  잡음  
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